TA的每日心情 | 开心 2020-10-6 21:19 |
---|
签到天数: 20 天 连续签到: 1 天 [LV.4]偶尔看看III 累计签到:20 天 连续签到:1 天
|
楼主 |
发表于 2009-8-11 13:26:28
|
显示全部楼层
本帖最后由 fallingstar64 于 2009-8-11 16:21 编辑 ( K& [3 [" b h7 g+ z/ w. \
! p+ I; |; S- P: F* G/ l/ {* y弄好了,多谢版主~
) R8 \8 L+ A1 s/ E# v& v$ D/ V5 ~! Z
贴一个版主说的英文帮助,看来要好好学习了~~~~9 a4 }' c" E$ R: l& e( B" L- {4 ?
( Z! t' j- P% L2 e: n. Q3 }) hChannel Plot Step (us)
3 K# D& M: h! }$ s0 CThis is the time interval at which EMTDC sends data to PSCAD for plotting as well as writing data to Output Files. It is always a multiple of the EMTDC simulation time step. Usually a 250 ms plot step provides a reasonable resolution and speed. ' Y& R7 Z6 x' Q+ g9 j9 i& H( a5 |
Lower sampling intervals (higher sampling rate) can considerably slow down the simulation speed due to an excessive transfer of data from EMTDC to PSCAD (without adding much to the plot resolution). Users can experiment with this number for a given Project. If the sampling interval is too large, the waveforms may appear 'choppy'. If you are debugging the case, it is a good practice to plot every point in the simulation, that is, plot sampling time as equal to EMTDC simulation time step. ' |% n3 R7 A; D7 ]' K
A trap that even the most experienced engineers can readily fall into is the setting of plot step too broad with respect to the level and period of noise in the signal. If a signal is periodic at a frequency similar to the plot step interval, the perceived output may be quite different to the actual signal. As a basic rule: If you are puzzled by the results observed from a plotted simulation output, run the case with the plot step equal to the EMTDC time step and compare the results. |
|